



Docket No. 50886-03USPX

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Marian McCormack) Group Art Unit: 2121
Serial No.: 09/727,327) Examiner: Unknown
Filed: November 29, 2000)
For: DISSEMBLING OBJECT CODE

RECEIVED
MAY 16 2001
Group 2100

To the Commissioner
for Patents
Washington, D.C. 20231

CERTIFICATE OF MAILING
I hereby certify that this correspondence is being deposited with the
United States Postal Service as first class mail in an envelope addressed
to:
Commissioner for Patents, Washington, D.C. 20231

on May 11 2001

Signature Carolyn Bova

Dear Sir:

CLAIM OF PRIORITY UNDER 35 U.S.C. § 119

Under the provisions of 35 U.S.C. 119 Applicant hereby claims the priority of United Kingdom patent application No. 9928340.0, filed on November 30, 1999, which is identified in the declaration of the above-identified application. A certified copy of the priority document is filed herewith.

Respectfully submitted,

Name: William F. Esser
Reg. No.: 38,053

JENKENS & GILCHRIST, P.C.
1445 Ross Avenue
Suite 3200
Dallas, Texas 75202
(214) 855-4181
(214) 855-4300 (fax)



INVESTOR IN PEOPLE

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 18 OCT 2000

**CERTIFIED COPY OF
PRIORITY DOCUMENT**



9928340.0
1/77
01DEC99 E495912-1 000068
P01/7700 0.00-9928340.0 Office
Cardiff Road
Newport
Gwent NP9 1RH

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

30 NOV 1999

1. Your reference	92427/VRD/CW		
2. Patent application number (The Patent Office will fill in this part)	9928340.0		
3. Full name, address and postcode of the or of each applicant (underline all surnames)	STMicroelectronics Limited 1000 Aztec West Almondsbury Bristol BS32 4SQ		
Patents ADP number (if you know it)			
If the applicant is a corporate body, give the country/state of its incorporation	7789100001		
4. Title of the invention	DISASSEMBLING OBJECT CODE		
5. Name of your agent (if you have one)	PAGE WHITE & FARRER		
"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)	54 Doughty Street London WC1N 2LS		
Patents ADP number (if you know it)	1255003		
6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number	Country	Priority application number (if you know it)	Date of filing (day / month / year)
7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application	Number of earlier application	Date of filing (day / month / year)	
8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if: a) any applicant named in part 3 is not an inventor, or b) there is an inventor who is not named as an applicant, or c) any named applicant is a corporate body See note (d))	Yes		

9. Enter the number of sheets for any of the following items you are filing with this form.

Do not count copies of the same document

Continuation sheets of this form

Description 20

Claim(s) 3

Abstract

Drawing(s) 10

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

Request for preliminary examination and search (Patents Form 9/77)

Request for substantive examination (Patents Form 10/77)

Any other documents (please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature

Date 30.11.99


12. Name and daytime telephone number of person to contact in the United Kingdom Callum Wardle - 0171 831 7929

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.



The
Patent
Office

7/77

Statement of inventorship and of right to grant of a patent

The Patent Office
Cardiff Road
Newport
Gwent NP9 1RH

30 NOV 1999

1. Your reference 92427/VRD/CW
2. Patent application number
(if you know it) **9928340.0**
3. Full name of the or of each applicant STMicronics Limited

4. Title of the invention

DISASSEMBLING OBJECT CODE

5. State how the applicant(s) derived the right
from the inventor(s) to be granted a patent

By virtue of the conditions of employment of the inventor.

6. How many, if any, additional Patents Forms
7/77 are attached to this form?
(see note (c))

7. I/We believe that the person(s) named over the page (and on
any extra copies of this form) is/are the inventor(s) of the
invention which the above patent application relates to.

Signature *Callum Wardle* Date 30.11.99

8. Name and daytime telephone number of
person to contact in the United Kingdom Callum Wardle - 0171 831 7929

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77
- d) When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- e) Once you have filled in the form you must remember to sign and date it.

Enter the full names, addresses and postcodes of the
inventors in the boxes and underline the surnames

20 NOV 1982
Marian M. de MacCormack

11 Wolseley Road

Bishopston

Bristol BS7 8EL

Patents ADP number (if you know it):

Patents ADP number (if you know it):

Patents ADP number (if you know it):

DISASSEMBLING OBJECT CODE

The present invention relates to disassembling object code to generate the source code from which the object code was derived.

It is known practice to develop large and complex computer programs by developing a number of small program modules which, for example, perform a single discrete function and subsequently joining all of these small program modules together to form the complete, single required program. This is advantageous as a number of modules may be developed in parallel and development and testing of the individual, smaller modules is considered to be much easier.

The modules are generally written in source code which is normally a high level language which can be generated by a human and which is in a human readable form. An assembler/compiler reads each source code module and assembles and/or compiles the high level language of the source code module to produce an object code module. The assembler also generates a number of relocations which are used to combine the object code modules at link time in a linker. A linker acts to combine a number of object code modules to form a single executable program.

It is known for the linker to modify parts of the individual program modules during linking in order to optimise the operation and/or performance of the final linked program. This optimisation is not possible before linking as information from other program modules is often required. To enable the linker to perform such optimisation, relocation instructions are included in each program module.

The ELF (executable linking format) standard defines a convention for naming relocations belonging to a given section, e.g. `rela.abc` is relocation section of section `.abc`. Standard relocations under the ELF format allow an offset in

section data to be defined where patching is to occur and a symbol whose value is to be patched. A type field also exists which is used to describe the appropriate method of encoding the value of the symbol into the instruction or data of the section data being patched.

When performing testing and/or debugging operations it is known to use a lister. A lister takes an object code sequence as an input and displays a number of files containing useful information in a humanly readable form. One useful piece of information is the original source code listing. To produce this, the lister implements a conversion process known as disassembling. The source code is useful as machine readable object code is represented simply as hexadecimal numbers and is therefore extremely difficult, if not impossible, for a human operator to read. A further use of the lister is that it is possible to check that the correct variables are being used for a particular program operation. A lister may be used for any object code sequence. This could be, for example, individual object code modules, executable programs (after linking) or library files.

With known disassembly techniques, it is often the case that an instruction in the original source code is expressed in terms of an operand having a value, the value being derived from an expression formed from a number of terms. A simple example would be the instruction "BRA((FOO-\$)-x>>1)" where FOO is a label, the value of which is unknown at the time of assembling. The value of FOO would be provided during linking of the program modules. When known listers convert this instruction in its object code form back into source code it is only possible to provide the final value of the expression, so in the example above the output from the list would be "BRA Y", Y being equal to the value of the expression ((FOO-\$)-x>>1). This is inconvenient during testing or debugging as if an error occurs it is not possible to determine if the value of the original variable was incorrect or if an error has occurred elsewhere.

Another problem with existing disassembly techniques is as follows. In order to generate object code sequences from source code modules, an assembler reads source code instructions in the source code sequence, and also acts on so-called assembler directives in the source code module. The assembler directives act to assist or control the conversion of the source code instructions to an object code sequence. With conventional disassembly techniques, when the source code is generated from the object code sequence, these assembler directives are not generated. Thus, it is not possible to assess whether or not an error has occurred in a directive itself rather than in the source code, or whether the disassembled source code is the same as the original source code which itself makes it more difficult to locate any incorrect code.

It is an aim of embodiments of the present invention to provide improved disassembly techniques which mitigate against the problems identified above.

According to one aspect of the present invention there is provided a method of generating a source code listing from an object code sequence comprising section data including a plurality of program instructions, said section data having associated therewith a relocation section including at least one relocation instruction which is used at link time to modify the object code sequence to generate an executable program, the method comprising: for each location in the section data determining if that location in said section data has a relocation instruction associated with it; reading said associated relocation instruction and deriving from the relocation instruction additional information concerning said section data; and generating the source code for that location in the section data and displaying said source code with said additional information derived from the relocation instruction.

The object code sequence can form part of an object code module which also contains the relocation instructions, or alternatively can be a final executable program where the relocation instructions available in the executable program

(i.e. the user has not specifically removed them at link time). The object code sequence can also be a library file module.

Another aspect of the invention provides a lister for generating a source code listing from an object code sequence comprising a plurality of program instructions, at least one of said program instructions having a relocation instructions associated with it, the lister comprising: an instruction reader for reading each said program instruction; a relocation reader for reading said relocation instructions; means for determining for each program instruction whether there is an associated relocation instruction; and a disassembler module for disassembling said program instructions received from said instruction reader to generate source code and for disassembling additional information received from said relocation instruction wherein said source code and said additional information can be displayed in human readable form.

In this context, a relocation instruction can be associated with the program instruction if it identifies an offset within the sequence at which the instruction is located, or if it is associated with the data byte in the instruction.

For a better understanding of the present invention and to show how the same may be carried into effect, reference will now be made by way of example to the accompanying drawings, in which:

Figure 1 is a block diagram of the generation of executable program code;

Figure 2 is a block diagram illustrating the function of a lister;

Figure 3 is a block diagram illustrating the main components of a linker;

Figure 4 is a schematic diagram illustrating the function of relocations for implementing arithmetical operations using a stack;

Figure 5 is a schematic diagram illustrating the function of conditional relocations;

Figure 6 is a schematic block diagram of components of a lister;

Figure 7a is a schematic diagram of operation of the lister to deal with relocations implementing arithmetical operations;

Figure 7b is an illustration of the reconstruction of one of the arithmetical operations shown in Figure 7a;

Figure 8 is a schematic diagram illustrating the operation of a lister for the generation of assembler directives responsive to relocations for directives; and

Figure 9 is an illustration of the operation of a lister to deal with event relocations.

With reference to Figure 1, a system for linking a number of program modules to form a single executable program is shown schematically. A number of program source code modules 1a,1b, each module written in a high level language is provided. The particular high level language used for each source code module may vary from module to module, or alternatively all of the program source code modules may be written in the same high level language. Each source code module 1a,1b, is input to a respective assembler/compiler 2a,2b which assembles and/or compiles the high level language of the source code module to produce an object code module 3a,3b.

Each assembler generates an object code module including sets of section data. Each set of section data may have a set of relocations generated by the assembler to describe how the section data is to be patched so as to render it compatible with other section data to form the program 5. These relocations are generated by the assembler. Section data comprises a plurality of code sequences executable in the final program, and data values to be accessed by the executing program.

To achieve this the assembler acts on assembler directives and instructions which are present in the source code module or in the assembler.

Each object code module 3a,3b is the low level language equivalent to each respective source code module 1a,1b, the low level language being a language which is directly readable by a target computer into which the final resulting single executable program is to be loaded. It will be appreciated that a single assembler/compiler could be used to sequentially convert a number of source code modules to respective object code modules.

Each object code module 3a,3b, is passed to a linker 4. Object code modules may be stored in libraries, such as the library 6 in Figure 1, placed under the control of an archive tool 7. Access to these object code modules by the linker 4 is explained later. The linker combines all of the respective object code modules 3a,3b to produce single executable programs, still in the low level language suitable for the target processor into which the program is to be loaded.

Figure 2 shows schematically the system of Figure 1 in combination with a lister. For the sake of clarity only a single source code module 1 and corresponding assembler/compiler 2 are shown. As described in relation to Figure 1, each source code module 1 gives rise to an object code module 3. For testing or debugging purposes the object code module 3 may be input to a lister 8. One of the functions of the lister 8 is to disassemble the executable sections of the object code module using a disassembler program 10 to produce source code in the original high level language. The listed source code maybe displayed on the display 12 or stored as a particular file <file name> which can be printed out if needed. The operations of the lister are controlled by a user through a keyboard 14. It is clear that a mouse or other user interface system could be used. As well as acting on the object code modules 3, the lister 8 can act on the complete executable program code 5 produced by the linker or on library object files 6.

The term "relocation instruction" used in the text denotes relocations which act on an object code sequence to rearrange it and modify it at link time. Conventionally a relocation implements the patching of section data or instructions with (encoded

versions of) symbols. However it has recently been proposed to introduce further types of relocations, referred to as special relocations. The list of embodiments of the present invention is suitable for use with both these special relocations and previously known conventional relocations.. Although examples of these special relocations are discussed herein to facilitate a full understanding of embodiments of the present invention, a more complete discussion is provided by the applicant's United Kingdom Patent Application No. 9920914.8.

In order to fully understand the present invention, an understanding of some special relocations will first be given in conjunction with their use at link time in a linker. Figure 3 illustrates schematic blocks explaining the functionality of a linker. The linker comprises a module reader 10 which reads a set of incoming object files as user written code modules and library object files from the library 6. A relocation module 12 reads the relocations in the object code module. A section data module 14 holds section data from the object code module and allows patching to take place in response to relocation instructions in the object code module interpreted by the relocation module 12. The relocation module can also interpret special relocations and apply these to the section data held in the section data module 14. A program former 20 receives sequences from the section data module 14 and forms the executable program 5 which is output from the linker 4. The linker also includes a condition evaluator 22 which operates in conjunction with a stack-type store 24. The condition evaluator reads the value of the top entry of the stack 24.

The linker also implements a parameter array 16 and a symbol table 17.

The basic operation of forming an executable by a linker is summarised below. The basic operation comprises:

1. copying sections from input modules to same-name sections in the output executable, and

2. patching sections following the relocations in their corresponding relocation sections.

A first set of relocations allows arbitrary calculations to be passed to the linker which are performed using a general purpose stackbased calculator. These relocations allow the value of symbols and constants to be pushed onto the stack and a designated manipulation performed. A first example of such a relocation is given below with reference to Figure 4.

Patch symbol plus addend on 16 bit target integer

This could be accomplished by the following ordered sequence of relocations. The effect of the sequence is illustrates schematically in Figure 4. Figure 4 illustrates section data and its accompanying set of relocations forming part of an object code module 3. The relocations will be read in order from the bottom in Figure 4. The listed relocations are:

R_PUSH symbol /* relocation to push value of symbol on stack */

R_PUSH value /* relocation to push constant value on stack */

R_ADD /* pop top two values off stack add them and push result back */

R_b16x0B2 / patch the value popped from the top of stack into the section data, 16 bits are to be patched, starting at bit 0, in target object two byte wide */

all with the same offset (the offset of the integer to be patched in the section). The result of the patch is shown in the section data which forms part of the executable program 5.

The above relocations are implemented as described in the following with reference to Figures 3 and 4. The section data and relocations are read by the module reader 10. The section data is applied to the section data module 14 and the relocations are applied to the relocation module 12. The relocation module considers the first relocation, in this case R_PUSH symbol and acts accordingly to read the required value of the identified symbol from the symbol table 17 and push it onto the stack 24. The subsequent relocations are read, and the necessary action taken with respect to the stack as defined above. Finally the last bit relocation R_b16x0B2 patches the final result value from the stack 24 into the 16 bit target integer. This patched section data is held in a section data module 14 ready for inclusion in the final program at the program former 20 unless, of course, some later relocations make further modifications prior to completion of linking.

Taking now a second example, consider the high level language source code instruction:

```
SHORI #FOO+(2/(BAR*4)), R1
```

Where FOO and BAR are both symbols whose values are not known at the time of assembly, for example because they have been defined in other modules.

When this expression is processed by an assembler module the following sequence of relocations is written into the relocation section .relo.xxx associated with the section data section.xxx in the object code module:

```
R_PUSH FOO
R_PUSH 2
R_PUSH BAR
R_PUSH 4
R_MUL
```

R_DIV

R_ADD

Each relocation identifies the offset of the main instruction in the section data. The relocations, which are processed at link time, allow the original instruction to be rewritten in a more efficient manner as SHORI<expr>, R1. Due to the sequence of relocations the expression <expr> will be replaced at link time with the calculated value O resulting from the above stack-based calculations. Thus, when the object code expression is processed by a linker of a known type the expression would merely disassemble as shown below:

SHORI #O, R1.

The expression has been disassembled as a single value O, with any information concerning the variables FOO or BAR being lost. As previously discussed, this is disadvantageous for performing testing or debugging operations.

A further example of relocations are conditional section relocations. It is often the case that a number of alternative sequences of operations will be appropriate at a particular point within a program module, the most appropriate sequence to use being dependent on the value of a variable or expression. Normally the required value will not be known until the modules are linked to form a single executable program. Hence all the alternatives are included in the assembled module and at link time those sequence not required are deleted.

A method of conditionally including one sequence out of a number of alternatives in the section data will now be described with reference to Figures 3 and 5. The assembler 2 acts on Conditional Assembler directives to generate special relocations which instruct the linker to conditionally delete unwanted section data.

Figure 5 shows how a resulting object module comprises a set of sections, each section comprising a plurality of code sequences O1,O2,O3 each having a

relocation section R1,R2,R3 generated by the assembler. The section data .xxx is shown in Figure 5 with its relocations R1,R2,R3 in the relocation section .relo.xxx. The relocation bracket between them R_IF and R_END IF relocations to denote the respective offsets defining the code sequences in the section data. An example sequence is illustrated in Figure 5. The relocation sections are read by the relocation module 12 of the linker 4 to determine how to patch the section data to form a program. According to this embodiment relocation sequences are included in the relocation section associated with each code sequence in the section data to denote that a sequence may be conditionally deleted in the program depending on the top of stack value determined by the previous stack manipulations done by the linker. These relocations compute the conditions to be evaluated, using the symbols or values in the section data.

In Figure 5, code sequences O1,O2,O3 are alternative sequences for possible deletion in the final module. Thus, the final executable program 5 might include sequence O2 only, sequences O1,O3 having been deleted by the linker because of the relocations R1,R3. In that case, sequence O2 has been "patched" (i.e. not deleted) using relocations in R2.

At link time the relocation module 12 makes multiple passes over the section's relocations recording which conditional passages are included. These are held in the section data module 14 while the condition evaluator 22 evaluates the condition by examining the top of stack. The conditions for inclusion are based on the values of symbols and, since some of these will be forward references to labels in the same section, the result of a given conditional expression may change on the next pass. For this reason multiple passes are required until no more changes are needed.

In order to support the conditional section relocation, a number of new Assembler Directives are required as follows. These cause certain special relocations to be issued as described later:

R_PROC

Marks the start of a block of section data which forms a procedure and defines the entry point of the procedure.

R_ENDPROC

Marks the end of a procedure. There must always be a matching R_ENDPROC relocation to a R_PROC relocation and for any given procedure they must reside in the same physical assembler source file.

LT_IF *expr*

Marks the start of a block of section data to be conditionally deleted. The condition is that ***expr*** should evaluate non-zero. The assembler issues stack manipulation relocations as discussed above to push ***expr*** on the linker stack 24 and an R_IF relocation.

LT_ELSE

Marks the start of block of section data to be conditionally inserted/deleted. The condition is the previous LT_IF at the same level of nesting evaluated as zero. The assembler issues an R_ELSE relocation.

LT_ENDIF

Marks where normal linker processing re-starts after an LT_IF/LT_ELSE directive. The assembler issues an R_ENDIF relocation.

The following are the special relocations used to support conditional section data deletions, which are issued by the assembler responsive to the conditional Assembler Directives.

R_IF

Causes the top entry to be popped from the linker's stack of values. If the value is zero then section data is skipped and the succeeding relocations are ignored until R_ELSE/R_ENDIF is encountered. If the value is non-zero then relocations are processed and instructions are not deleted until R_ELSE/R_ENDIF is encountered.

R_ENDIF

Defines the end of the relocations subject to the R_IF relocation, and of section data to be conditionally deleted subject to the R_IF relocation.

R_ELSE

If this is encountered while section data is being taken then section data is skipped and the succeeding relocations are ignored until R_ENDIF is encountered. If encountered while skipping due to R_IF then relocations are processed and instructions are no longer deleted until R_ENDIF is encountered.

Thus, the top of stack can be used for conditional linker relocations. For example, to include section bytes if a symbol has more than 8 bits we could use:

```
R_PUSH symbol  
R_PUSH 0xffff_ff00  
R_AND
```

(the above relocations all have the address field r_offset set equal to the start of the section bytes to be conditionally included).

R_ENDIF (with the address field r_offset set equal to end of section bytes to be included+1)

(R_ENDIF is discussed later)

An example of a source code sequence with Assembler Directives is given below.

```

i)      IMPORT BAR
        PROC FOO
        NOP
        NOP
ii)     LT_IF 1
        MOVI #2,R2
iii)    LT_ELSE
        MOVI #3,R3
IV)     LT_ENDIF
        NOP
        NOP
        FOO:MOVI #1,R1
v)      ENDPROC

```

The items I) to v) are Assembler Directives.

Listers of a known type are not able to generate assembler directives from the source code and thus they are not listed when an object code module contains them. The output from a lister of the known type for the assembled source code above would be as follows:

```
0000000000000000    0000006C    NOP
```

0000000000000004	0000006C	NOP
0000000000000008	200800CC	MOVI #2, R2
000000000000000C	300C00CC	MOVI #3, R3
0000000000000010	0000006C	NOP
0000000000000014	0000006C	NOP
0000000000000018	100400CC	MOVI #1, R1

As can be seen, none of the Assembler Directives in the above sequence have been disassembled. In the case of the conditional Assembler Directives it is thus extremely difficult to determine where each alternative sequence of operations or instructions occurs.

Figure 6 shows in schematic form a lister according to one embodiment of the present invention. It will be appreciated that in practice the lister can be constituted by a suitably programmed microprocessor. It will be understood therefore that the schematic blocks shown in Figure 6 are for the purposes of explaining the functionality of the lister. Figure 6 shows schematically an object code module 3 which includes a section data block 19 and a relocation block 20. This section data 10 is the assembled instructions/operations contained in the original source code module. As illustrated in Figure 5, the section data is arranged into discrete portions of object code, each portion being identified by a section name. For example, a section of object code may be identified as .text. Each portion of section data may have a corresponding relocation section, identified by the same name as the section data. So the relocation section corresponding to .text may be identified as relo.text. In a final executable program, the code is divided into segments, rather than sections, each with an associated segment name. Relocations may be left in the executable program after linking, if desired.

The lister 8 comprises a data reader 11 for reading the section data 19 and a relocation reader 16 for reading the relocations 20. The lister also comprises a

directive processor 30, an expression calculator 32, an expression stack 34, an event calculator 36 and an event stack 38, the function and operation of which will be explained further below. A program count (PC) monitor 18 monitors the program count of each instruction or operation in the section data, and from this can derive the offset within the relevant section at which the instruction or operation is located. This PC offset, together with the section/segment name, enables the lister to determine the relocation associated with a specific instruction in the section data. This offset value is supplied to an offset comparator 21 which also receives the offset values defined in the relocations from the relocation reader 16. The lister 8 also includes a disassembler 22 which implements the disassembler program 10 and which receives instructions/operations from the data reader 11. The lister 12 acts on each portion of section data in turn. Each line of object code is read by the data reader 11 with the program count for that line being fed to the PC monitor 18. The offset within the section data represented by that program count is derived by the PC monitor 18 and supplied to the offset comparator 21. The relocation reader 16 reads the relocation section (in this case .relo.text) and supplies the offsets identified in the relocations to the offset comparator 21. Any relocations which have the same offset as the offset supplied by the PC monitor 18 are processed by the relocation reader 16 to determine if the relocations are directive, expression or indicative of an event. If no relocation is associated with the instruction/operation in the line which has been read by the data reader 11, the disassembler 22 carries out a conventional disassembling operation to generate the equivalent source code instruction. If a relocation is found to be associated with the instruction/operation in the line of object code, the relocation is passed to either the directive processor 30, the expression calculator 32 or the event calculator 36, depending on the "type" of relocation determined by the relocation reader 16. Relocation types include operand relocations (e.g. R-PUSH <label>) and operator relocations (e.g. R_ADD), which are supplied to the expression calculator 32 and directive relocations (e.g. R_IF) which are supplied to the directive processor 30. In the case of operator and operand relocations, the original expression is reconstructed

from the information in the relocations. Alternatively, an error might be flagged when the relocation is processed. In addition there are separate event relocations `R_ASSERT`, which flag events and are supplied to the event calculator 36. These events may be, for example, errors, warnings or information carrying messages defined by the user. That original expression can then be used in the source code listing 1.

The lister 8 can take as its input a final executable program 5 instead of an object code module 3. At link time, the relocations can be left in the final executable program, or removed from it. If they are left in, the lister can operate as already described.

Figure 7a illustrates the application of the lister 8 in a situation where the disassembled expression in the source code "hides" the original expression which was used to derive a value. Figure 7a illustrates the example discussed above. Figure 7a illustrates the object code module 3 with the section data section.text and the associated relocation section .relo.text. The section data includes the code sequence discussed above in example 1. It is illustrated in Figure 7a together with the program count for each code line. The first instruction at program count 0000 is associated with the set of relocations discussed above and illustrated in Figure 7a at offset <0000>. When the first instruction at program count 0000 is read by the data reader 11, its offset is supplied to the offset comparator 21. The offset of the relocations read from the relocation section .relo.text are also supplied to the offset comparator 21. Those relocations which have an offset 0000 are further processed by the relocation reader 16, which in this example determines that the relocations should be supplied to the expression calculator 32. The relocations which have an offset 0000 are supplied in turn to the expression calculator 32 which performs the specified instruction using the expression stack 34. The expression stack 34 holds the actual expressions which are built up from the individual relocations, rather than the resulting value of the expression. Figure 7b illustrates the contents of the expression stack 34 as the

expression calculator processes the relocations having an offset 0000 shown in Figure 7a. Thus, when all the relocations at offset 0000 have been processed the top of the expression stack 34 contains the original expression. This is then retrieved by the expression calculator 32 and supplied to the disassembler 22 together with the first instruction 10000C8. The resulting display is shown at the bottom of Figure 7a consisting of the program count A, the hexadecimal assembled object code B, the disassembled instruction in source code corresponding to the hexadecimal object code (and including the final value 0 in the first instruction) and the expressions, d, which is used to calculate the value of 0 in the first instruction, derived from the relocation data by the expression calculator and expression stack.

The example of Figure 7a similarly illustrates the same sequence with respect to the second instruction at program count 0004.

Figure 8 illustrates how the lister operates to deal with the second example discussed above. An object code module 3 contains the code sequence discussed above in relation to example 2. In line with Figure 5, the object code module includes a plurality of alternative code sequences, denoted O1, O2 in Figures 5 and 8. In this particular example, each code sequence is a single line of code, although it will readily be appreciated that a plurality of lines of code could be provided for each alternative code sequence. The relocation section is shown to include three conditional relocations R_IF, R_ELSE and R_ENDIF attached to the appropriate offsets for the optional code lines in the section data. When the first optional code line O1 at program count 0008 is read by the data reader 11, the relocations reader determines that a conditional relocation R_IF is present at the same offset, and supplies the relocation to the directive processor 30. The directive processor uses this information to regenerate the conditional assembler directive which gave rise to the conditional relocation. The conditional assembler directive and the instruction at program count 0008 are supplied to the disassembler. Because conditional assembler directives are not executable

instructions themselves (that is they do not themselves form part of the executable program), when the source code containing the conditional assembler directives is assembled, the program counter is not incremented. Thus, the conditional assembler directive is displayed with a program count corresponding to that of the original optional code line. The same procedure is carried out for the optional code line O2 at program count 0000C and also for the ending code line at program count 0010 which is likewise found to have a final conditional relocation R_ENDIF at that offset.

Figure 9 illustrates how the lister operates to deal with events generated in response to event relocations. Each instruction within a data section of the executable program may have one or more events associated with it, denoted by the symbol \emptyset where \emptyset can take any value of integer from 1 to n. In the example illustrated in Figure 9 the instruction BAR \emptyset at program count 0000 is associated with the event "WARNING((((FOO-\$)-4)&1)== \emptyset)", where \$ represents the program count. Initially the operation of the lister is the same as that described in relation to Figures 7a and 7b. The relocation reader 16 supplies the expression relocations R_PUSH to R_EQ having the same offset as the instruction to the expression calculator 32 which, using the expression stack 34 regenerates the initial expression. However when the event relocation R_ASSERT WARNING is received by the relocation reader 16 it is supplied to the event calculator 36. The event calculator retrieves the expression from the top of the expression stack 34, generates the event "WARNING((((FOO-\$)-4)&1)== \emptyset)", and places this on top of the event stack 38. If any further events are associated with the same instruction these are then processed in turn and also placed on the event stack 38 so that when all the events have been processed the event stack 38 will hold \emptyset events. When it is detected that there are no more events associated with an instruction (determined by the relocation offset changing value), the events are popped from the event stack 38 and supplied to the disassembler 22 together with the original instruction 0000a000.

In the above description it has been assumed that the program count in the object code module is the same as the offset identified in the respective relocation. In fact however it will readily be appreciated that the offset identified in the relocation can be taken from an index value representing the base of the object code module or the base of the particular section. Thus, the offset identified in the relocation merely allows the correct location in the section data to be identified and need not be identical to the program count itself.

CLAIMS:

1. A method of generating a source code listing from an object code sequence comprising section data including a plurality of program instructions, said section data having associated therewith a relocation section including at least one relocation instruction which is used at link time to modify the object code sequence to generate an executable program, the method comprising:

for each location in the section data determining if that location in said section data has a relocation instruction associated with it;

reading said associated relocation instruction and deriving from the relocation instruction additional information concerning said section data; and

generating the source code listing for that location in the section data, the source code listing comprising the source code from which the object code at that location was derived with said additional information derived from the relocation instruction.

2. A method according to claim 1, comprising displaying the source code listing in a humanly readable form.

3. A method according to claim 1 or 2, wherein said object code sequence forms part of an object code module.

4. A method according to claim 1 or 2, wherein said code sequence forms part of an executable program.

5. A method according to claim 1 or 2, wherein the object code sequence forms part of a library object code module holding a number of frequently used code sequences together with their associated relocations.

6. A method according to any preceding claim, wherein said relocation section comprises a plurality of relocation instructions for performing calculations using a stack.
7. A method according to claim 6, wherein said relocation instructions are read sequentially to derive said additional information, the additional information comprising an arithmetic expression which was defined in the source code but not in the object code sequence.
8. A method according to any of claims 1 to 6, which comprises the step of generating assembler directives in said source code corresponding to relocation instructions in the relocation section.
9. A method according to any of claims 1 to 6, wherein the additional information is operand values defined in the source code but not in the object code sequence.
10. A method according to any of claims 1 to 6, wherein the additional information is event information derived from the relocation instructions.
11. A lister for generating a source code listing from an object code sequence comprising a plurality of program instructions, at least one of said program instructions having a relocation instructions associated with it, the lister comprising:
 - an instruction reader for reading each said program instruction;
 - a relocation reader for reading said relocation instructions;
 - means for determining for each program instruction whether there is an associated relocation instruction; and
 - a disassembler module for disassembling said program instructions received from said instruction reader to generate source code and for disassembling additional information received from said relocation instruction

wherein said source code and said additional information can be displayed in human readable form.

12. A lister according to claim 11, further comprising a program count detector for detecting the program count value for each program instruction and means for determining an offset identified in each relocation instruction to determine if the relocation instruction is associated with the program instruction.

13. A lister according to claim 11 or 12, wherein said relocation reader is operable to determine the type of relocation instruction being read.

14. A lister according to claim 13, wherein the types of relocation include an operand relocation; an operator relocation; an event relocation; and a directive relocation.


15. A lister according to claim 11, 12, 13 or 14, which comprises an expression calculator for calculating expressions generated from the relocation instructions.

16. A lister according to claim 15, which comprises an expression stack for holding said calculated expressions.

17. A lister according to any of claims 11 to 16, which comprises an event calculator for identifying events associated with an instruction from said relocation instructions.

18. A lister according to claim 17, which comprises an event stack for holding said identified events.

19. A lister according to any of claims 11 to 18, which comprises a directive processor which generates assembler directives derived from the relocation instructions.






FIG. 1




FIGURE 2




figure 3




Figure 4




Figure 5




FIGURE 6




FIGURE 7a

SECTION.TEXT			
0000000000000000	100000c8	SHORI #0, R1	(FOO + (2 / (BAR * 4)))
(FOO = 0x15, BAR = 0x0)			
0000000000000004	00000000	INT4 0	((FOO / 2) + 6)
(FOO = 0x15)			
0000000000000008	0000006c	NOP	
000000000000000c	0000006c	NOP	
0000000000000010	0000006c	NOP	
0000000000000014	100400cc	MOVI #1, R1	
a	b	c	d

R_PUSH FOO

FOO

R_PUSH 2

2
FOO

R_PUSH BAR

BAR
2
FOO

R_PUSH 4

4
BAR
2
FOO

R_MUL

$(BAR * 4)$
2
FOO

R_DIV

$2 / (BAR * 4)$
FOO

R_ADD

$FOO + (2 / (BAR * 4))$

FIGURE 76




FIGURE 8

0000000000000000		PROC
0000000000000000	0000006C	NOP
0000000000000004	0000006C	NOP
0000000000000008		LT_IF 1
0000000000000008	200800CC	MOVI #2, R2
000000000000000C		LT_ELSE
000000000000000C	300C00CC	MOVI #3, R3
0000000000000010		LT_ENDIF
0000000000000010	0000006C	NOP
0000000000000014	0000006C	NOP
0000000000000018	100400CC	MOVI #1, R1
000000000000001C		ENDPROC




FIGURE 9